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1. INTRODUCTION
It is widely recognised that software testing is an important part of the software de-
velopment process but it is typically manual, expensive, and error prone. For exam-
ple, reports suggest that testing can constitute around 40% of software development
costs [Jones 1986]. This has led to significant interest in approaches that automate
aspects of software testing. One of the most promising approaches to automation is
model based testing (MBT) in which automation is based on a model [Barnett et al.
2003; Cartaxo et al. 2011; Farchi et al. 2002; Garousi et al. 2008; Grieskamp et al.
2011; Pickin et al. 2007; Tretmans 1996, 2008]. Evidence from an industrial project
that involved hundreds of testers suggests that MBT can lead to significant benefits
[Grieskamp et al. 2011].
Many systems are state-based: they have an internal state that affects the behaviour
of operations and is also updated by operations. State-based languages are used to
model such systems and much of the corresponding MBT work has considered Finite
State Machines (FSMs) [Smetsers et al. 2015].
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An FSM is defined by a finite set of states and a finite set of transitions, where a
transition can be represented by a tuple (s, x, y, s′) that says that if the FSM receives
input x while in state s then it can output y and move to state s′. FSM-based testing
takes as input an FSM but the tester might have produced a model in some more
expressive language, such as Specification and Description Language (SDL) [ITU-T
1999] or State-Charts [Harel and Politi 1998], whose semantics can be expressed using
FSMs. A tool then maps the model to an FSM and uses this FSM as the basis for
test automation. As a result, FSM-based testing has been used in several application
domains such as sequential circuits [Friedman and Menon 1971], lexical analysis [Aho
et al. 1986], software design [Chow 1978], communication protocols [Brinksma 1988;
Dahbura et al. Aug; Lee et al. 1996; Low 1993; Sabnani and Dahbura 1988; Sidhu and
Leung 1989], object-oriented systems [Binder 1999], and web services [Haydar et al.
2004; Utting et al. 2012].
In FSM-based testing, typically a test sequence (an input/output sequence) is con-
structed from the specification and the input portion of this test sequence is applied
to the implementation under test (IUT). The actual output sequence produced by the
IUT is compared to the output sequences allowed by the specification. If the IUT pro-
duces an output sequence allowed by the specification then the IUT is said to conform
to its specification (for that test run). The literature contains many techniques for gen-
erating test sequences from an FSM [Chow 1978; da Silva Sima˜o and Petrenko 2010;
Gonenc 1970; Hierons and Ural 2006; Lee and Yannakakis 1996; Moore 1956; Petrenko
et al. 2012; Petrenko and Simao 2015; Ural et al. 1997]. Most of these approaches use
components that solve the following problems: initialisation, state identification, and
transition verification and this paper focuses on state identification.
There are several approaches that solve the state identification problem, such as
Distinguishing Sequences (DS), Unique Input Output (UIO) Sequences and Character-
ising Sets (W-Set). DSs distinguish every pair of states of the specification FSM and so,
when they exist, their use can lead to testing involving fewer test sequences [Hennie
1964; Lee and Yannakakis 1996]. There are two types of distinguishing sequences. A
Preset Distinguishing Sequence (PDS) is a single input sequence for which different
states of the FSM produce different output sequences. On the other hand, an Adaptive
Distinguishing Sequence (ADS) (also known as a Distinguishing Set [Boute 1974]) can
be thought of as a finite rooted decision tree. There are many automated test gener-
ation techniques that either use a known DS [Hierons et al. 2009; Hierons and Ural
2006; Sima˜o and Petrenko 2008; Ural et al. 1997], or use a DS and some alternatives
together [Kapus-Kolar 2014; Simao and Petrenko 2009; Yalcin and Yenigu¨n 2006] for
state identification.
There has been significant interest in algorithms for deriving distinguishing se-
quences from deterministic FSMs and there are many computational complexity re-
sults regarding ADSS and PDSS. It has been reported that checking the existence
of a PDS is PSPACE-complete [Lee and Yannakakis 1994]. Although earlier bounds
for ADSS are exponential in the number of states [Gill 1962], Sokolovskii proved that
if an FSM M with n states has an ADS, then it has an ADS with height at most
pi2n2/12 [Sokolovskii 1971]. Moreover, Kogan claimed that, for an FSM with n states
the length of an ADS is bounded above by n(n − 1)/2 [Kogan 1973]. Later Rystsov
proved this claim [Rystsov 1976]. However, all of these results are for determinis-
tic FSM specifications that are complete: for every state/input pair there is a corre-
sponding transition that specifies the resultant output and state reached. It has long
been known that sometimes FSM specifications are not complete: they are partial (par-
tial FSMs) [Drumea and Popescu 2004; Tsai et al. Aug; Xie et al. 2008; Zarrineh and
Upadhyaya 1999]. Recently, it was shown that for partial FSMs, it is possible to check
the existence of an ADS in polynomial time and checking the existence of a PDS is
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PSPACE-complete [Hierons and Tu¨rker 2014]. Unfortunately, not all FSMs possess an
adaptive distinguishing sequence. For such cases, Hierons and Tu¨rker introduced the
notion of incomplete ADSs, which distinguish some, but not all, states of the specifi-
cation FSM [Hierons and Tu¨rker 2015]. They also showed that certain corresponding
approximation problems related to incomplete ADSs are PSPACE-complete. Note that
Kushik et al. [Kushik et al. 2016] considered a similar notion within the context of
distinguishing states of a non-initialised FSM; an FSM in which no single state is
identified as being the initial state.
A number of authors have devised algorithms for producing ADSS. Lee and Yan-
nakakis proposed an algorithm (LY algorithm) that constructs an ADS with height
at most n(n − 1)/2 in O(αn2) time, where α is the number of inputs of the FSM [Lee
and Yannakakis 1994]. Tu¨rker and Yenigu¨n proposed two heuristics for the LY algo-
rithm [Tu¨rker and Yenigu¨n 2014]. A greedy algorithm to construct incomplete ADSs
has also been given [Hierons and Tu¨rker 2015]. Recently, Tu¨rker et al. presented a set
of ADS generation algorithms to construct compact ADSS [Tu¨rker et al. 2014, 2016].
The research discussed above concerned deterministic FSMs, with the main focus
being on complete deterministic FSMs. However, many systems are non-deterministic
and so there is a need to consider wider classes of FSMs. In this paper we consider
an important class of non-deterministic FSMs called observable non-deterministic
FSMs [Kohavi 1978; Starke 1972]. A non-deterministic FSM is observable if for each
input/output pair x/y and state s there exists at most one transition from s with input
x and output y. The main benefit of restricting attention to observable FSMs is that
the current state can be determined from the observed input/output sequence and the
identity of the initial state. Almost all work on testing from non-deterministic FSMs
has concentrated on observable FSMs.
There has been some work on distinguishing states of an observable non-
deterministic FSM, using either a fixed input sequence or an adaptive process that
chooses the next input based on the sequence of inputs and outputs that has been
observed1. Alur et al. showed that the length of a shortest adaptive process that dis-
tinguishes two states of an observable non-deterministic FSM with n states is at most
n(n − 1)/2 [Alur et al. 1995]; upper bounds become exponential if one instead uses
an input sequence to distinguish two states [Spitsyna et al. 2007]. There is also an
algorithm that constructs a weighted sequence that distinguishes two states of an
FSM [Zhang and Cheung 2003]. Kushik et al. presented an algorithm for construct-
ing ADSs for observable non-deterministic FSMs [Kushik et al. 2013]. However, the
algorithm presented by Kushik et al. (the BF-ADS algorithm) was only able to derive
ADSS from relatively small FSMs as it uses a powerset construction2. This will affect
the scalability of this algorithm, although there may be scope to reduce the impact of
this by using techniques developed by the verification community. In this paper ‘scal-
ability’ refers to the ability of an algorithm to process larger data as required. So a
scalable algorithm can process larger inputs (FSMs) than a less scalable algorithm.
All of these approaches assume that the FSM is complete. If an FSM is observ-
able but not complete then it is a partial observable non-deterministic FSM. Deter-
ministic FSMs and observable non-deterministic FSMs can be seen as being special
classes of partial observable non-deterministic FSMs and so partial observable non-
deterministic FSMs form a larger group. For simplicity, from now on we use the term
FSM to denote partial observable non-deterministic FSMs. It appears that there is only
one published algorithm for generating a PDS from such an FSM [Kushik et al. 2014]
and one published algorithm for generating an ADS from such an FSM [Kushik et al.
1Such an adaptive process is similar to a decision tree.
2Given set A, the powerset of A is the set of all subsets of A.
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2013]. This is slightly surprising since there is a move towards non-deterministic sys-
tems, as a result of concurrency (distributed systems and multi-threaded systems). It is
also reported that many models are partial [Sabnani et al. 1989] and this is reflected by
interest in testing from partial FSMs [Bonifa´cio and Moura 2014a,b,c; da Silva Sima˜o
and Petrenko 2008; Kushik et al. 2014; Luo et al. 1994a,b; Petrenko and Yevtushenko
2005, 2006; Petrenko et al. 1996]. These observations motivate the work reported in
this paper, which investigates the problem of devising practical algorithms for deriving
DSs from an FSM.
A major concerns of the work in this paper is the desire to develop algorithms that
scale well as the number of states of the FSM increases. To address this issue, we de-
vised massively parallel algorithms for Graphics Processing Units (GPUs), motivated
by the successful use of GPUs in a range of application domains [Busato and Bombieri
2015; Djidjev et al. 2015; Du¨mmler and Egerland 2015; Farid et al. 2015; Lai et al.
2015; Liu and Huang 2015; Luo et al. 2010; Merrill et al. 2012; Mytkowicz et al. 2014].
There has also been some recent work that used GPU computing on FSM-based testing
problems [Hierons and Tu¨rker 2016a,b; Tu¨rker 2015], although this was for determin-
istic FSMs. Moreover, there also exists a line of work in which the execution of an FSM
is simulated by GPUs [Mytkowicz et al. 2014; Mytkowicz and Schulte 2012]. Finally,
there is a line of work in which the massively parallel processing power of GPUs is
used to accelerate linear algebraic operations, like sparse matrix vector multiplica-
tion, in order to accelerate probabilistic model checking algorithms [Bosˇnacˇki et al.
2010, 2011; Wijs and Bosˇnacˇki 2012].
This paper makes several contributions. It provides algorithms, for constructing
PDSS and ADSS from FSMs, that are designed to be run on massively parallel GPUs.
This involved a number of challenges since, for example, GPU cores are relatively sim-
ple and have an instruction set that is much smaller than that of a standard CPU.
The paper also reports on the results of experiments that evaluated the proposed algo-
rithms, with the initial experiments using randomly generated FSMs. In these exper-
iments it was found that the proposed ADS generation algorithm was able to process
inputs of up to 2048 times larger than the existing ADS construction algorithm and
the proposed PDS generation algorithm was able to process inputs of up to 8 times
larger than the existing PDS generation algorithm. Interestingly, when we applied
the proposed ADS generation algorithm to the problem of generating an ADS from
randomly generated deterministic complete FSMs, we found that it outperformed the
existing ADS generation algorithm. This was an unexpected result, since the existing
ADS generation algorithm, for deterministic complete FSMs, has low order polynomial
time complexity. We also performed experiments using deterministic FSMs where the
height of the shortest ADS is close to the theoretical upper bound and found that the
existing polynomial-time ADS generation algorithm is faster for such FSMs.
This paper is organised as follows. Section 2 introduces the terminology and the
notation that we use throughout the paper. We summarise the parallel ADS and par-
allel PDS construction algorithms in Section 3. We present the results of the empirical
studies in Section 4 and Section 5 discusses threats to validity. Finally, in Section 6,
we provide conclusions and discuss possible lines of future work. The low-level design
is given in the Appendix.
2. PRELIMINARIES
2.1. Sequences
This paper concerns state-based systems and so observations will be sequences of in-
puts and outputs. We will use ε to denote the empty sequence and given sequences
x¯ and x¯′ we will use x¯x¯′ to denote the concatenation of x¯ and x¯′. Given input/output
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pairs x1/y1, . . . , xk/yk we will use x1/y1 . . . xk/yk and also x1x2 . . . xk/y1y2 . . . yk to de-
note the corresponding input/output sequence (or trace) σ: the sequence in which x1/y1
is followed by x2/y2, then ... and finally xk/yk. Further, we will let in(σ) = x1 . . . xk
and out(σ) = y1 . . . yk denote the input portion and output portion respectively of σ.
We write pre to denote a function that takes a sequence or a set of sequences and re-
turns the set of prefixes of these sequences. For example, pre(x1x2) = {ε, x1, x1x2} and
pre(x1/y1 x2/y2) = {ε, x1/y1, x1/y1 x2/y2}. Finally we use |.| to denote the cardinality of
a set or the length of a sequence and so, for example, |x1/y1 x2/y2| = 2 (since the se-
quence contains two input/output pairs) and |{x1/y1 x2/y2}| = 1 (since the set contains
one sequence).
2.2. Finite State Machines
Definition 2.1. An FSM is defined by a tuple M = (S, s0, X, Y, h) where:
— S = {s1, s2, . . . , sn} is a finite set of states.
— s0 ∈ S is the initial state.
—X = {x1, x2, . . . , xα} is the finite set of inputs.
— Y = {y1, y2, . . . , yβ} is the finite set of outputs. We assume that X is disjoint from Y .
— h ⊆ S ×X × Y × S is the set of transitions.
Throughout this paper M = (S, s0, X, Y, h) will denote an FSM. At any given time, M
is in one of its states. If an input x ∈ X is applied when M is in state s and (s, x, y, s′) ∈
h then M can change its state to s′ ∈ S and produce output y ∈ Y . We say that
τ = (s, x, y, s′) is a transition of M with source state s, destination state s′, and label
x/y. The label x/y has input portion x and output portion y and we say that x is defined
at state s.
If for all s ∈ S and x ∈ X, there exists a transition (s, x, y, s′) ∈ h then M is said to
be a complete FSM, otherwise it is a partial FSM. FSM M is said to be a deterministic
FSM if for all s ∈ S and x ∈ X there exists at most one transition with source state s
and input x; otherwise M is a non-deterministic FSM. A non-deterministic FSM M is
observable if for all s ∈ S, x ∈ X, and y ∈ Y there is at most one state s′ ∈ S such that
(s, x, y, s′) ∈ h. In this paper we consider partial observable non-deterministic FSMs
and will use the term FSM to denote such machines.
An FSM can be represented by a directed graph. Figure 1 represents an FSM M1
with state set {s1, s2, s3, s4}, inputs {x1, x2}, and outputs {y1, y2, y3}. A node represents
a state and a transition τ = (s, x, y, s′) is represented by a directed edge with label x/y
that goes from a node with label s to a node with label s′.
The behaviour of an FSM M is defined in terms of the labels of walks that leave
the initial state of M . A walk of M is a sequence ρ = (s1, x1, y1, s2)(s2, x2, y2, s3) . . .
(sm, xm, ym, sm+1) of consecutive transitions. The walk ρ has source state s1, destination
state sm+1, and label x1/y1 x2/y2 . . . xm/ym. Here x1/y1 x2/y2 . . . xm/ym is a trace of M .
We use s σ−→ s′ (or s x¯/y¯−−→ s′) to denote there being a walk with source state s, destination
state s′, and label σ = x¯/y¯. Furthermore, we use S′
x¯/y¯−−→ S′′ to denote S′′ being the set
of states that are destination states of walks whose source state is in S′ and have label
x¯/y¯. Thus, state s is in S′′ if and only if M has a walk ρ = (s1, x1, y1, s2)(s2, x2, y2, s3) . . .
(sm, xm, ym, sm+1) such that s1 ∈ S′, s = sm+1, x¯ = x1 . . . xm, and y¯ = y1 . . . ym. If we
consider the FSMM1 from Figure 1, s4
x2x2x1/y2y2y1−−−−−−−−−→ s2 denotes there being a walk that
has source state s4, destination state s2, and label x2/y2 x2/y2 x1/y1. This label/trace
can also be written x2x2x1/y2y2y1 and has input portion x2x2x1 and output portion
y2y2y1.
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Fig. 1: FSM M1 with four states, two inputs and three outputs.
An FSM M defines the language L(M) of labels of walks with source state s0 and
we will use LM (s) to denote the language defined by making s the initial state of M .
More formally, LM (s) = {x1 . . . xm/y1 . . . ym ∈ X∗/Y ∗|∃s1, . . . , sm+1.s1 = s ∧ ∀1 ≤ i ≤
m.(si, xi, yi, si+1) ∈ h}. For example, LM1(s1) contains traces such as x2/y3 x2/y3 and
x1/y1 x2/y1 x2/y2. Clearly, L(M) = LM (s0). Given S′ ⊆ S we let LM (S′) denote the
set of traces that can be produced if the initial state of M is in S′ and so LM (S′) =
∪s∈S′LM (s). Given state s and input sequence x¯ we will use M(s, x¯) to denote the set
of traces in LM (s) that have input portion x¯. We therefore have that M(s, x¯) = {σ ∈
LM (s)|in(σ) = x¯}. States s, s′ of M are equivalent if LM (s) = LM (s′) and FSMs M
and N are equivalent if L(M) = L(N). FSM M is minimal if there is no equivalent
FSM that has fewer states. Note that since an (observable) FSM can be represented
by a deterministic finite automaton, if we use the set of input/output pairs as the
alphabet of the automaton, it is possible to minimise an FSM in polynomial time; one
can just apply an algorithm for minimising a deterministic finite automaton. FSM M
is initially connected if for every state s of M there is a walk that has source state s0
and destination state s. Note that an initially connected FSM M is minimal if and only
if LM (s) 6= LM (s′) for all s, s′ ∈ S with s 6= s′. As usual, in this work we consider only
minimal FSMs.
Since FSMs can be partial, the result of applying an input sequence x¯ = x1 . . . xk in
state s may not be defined. This is the case if there is some i < k such that x1 . . . xi can
take M from s to a state s′ such that xi+1 is not defined in s′.
Definition 2.2. Input sequence x¯ is said to be a defined input sequence for state s if
(1) x¯ = ε; or
(2) x¯ = x x¯′ for an input x and input sequence x¯′ such that x is defined in s and x¯′ is
defined in every state s′ for which there exists an output y such that (s, x, y, s′) ∈ h.
Similarly, input sequence x¯ is a defined input sequence for set S′ of states if x¯ is a
defined input sequence for all s ∈ S′.
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2.3. Distinguishing states
In this paper we are interested in sequences that are guaranteed to distinguish states
of M . If we start with an input sequence x¯ from states s and s′ and there is a common
trace x¯/y¯ ∈ M(s, x¯) ∩M(s′, x¯) then x¯ is not guaranteed to distinguish states s and s′
(if we observe y¯ in response to x¯ then the state might have been s or s′). Further, if
the walks from states s and s′ with label x¯/y¯ have the same destination state then no
extension to x¯ can distinguish s and s′. We will want to identify such situations, when
searching for input sequences to distinguish states, and so introduce the following
terminology.
Definition 2.3. Input sequence x¯ is said to be a converging input sequence for states
s and s′ if there exists x¯/y¯ ∈ M(s, x¯) ∩M(s′, x¯) and state s′′ such that s x¯/y¯−−→ s′′ and
s′
x¯/y¯−−→ s′′. Otherwise x¯ is non-converging. Further, x¯ is a converging input sequence for
state set S′ if it is converging for two states s, s′ ∈ S′ with s 6= s′ and otherwise x¯ is
non-converging for S′.
We now describe conditions under which an input sequence x¯ distinguishes states of
M ; this requires that there is no common trace with input portion x¯.
Definition 2.4. An input sequence x¯ is a separating sequence for s, s′ if x¯ is a defined
input sequence for s and s′ and M(s, x¯) ∩M(s′, x¯) = ∅.
This paper will introduce iterative algorithms for finding a DS. In each iteration
the algorithms will search for input sequences that distinguish two or more states of
S′ ⊆ S and also that have the potential to be extended to form a DS for S. The latter
condition requires that x¯ is non-converging.
Definition 2.5. An input sequence x¯ is a splitting sequence for S′ if x¯ is a separating
sequence for at least two states of S′ and x¯ is non-converging for S′.
We now define the two types of DSs.
Definition 2.6. An input sequence x¯ is a preset distinguishing sequence (PDS) for
M if x¯ is a defined input sequence for S and for any pair of distinct states s, s′ of set S,
x¯ is a separating sequence for s and s′.
Below we define the notion of an ADS. An ADS can be seen as being a decision tree
that determines the next input to apply on the basis of the observations made. An ADS
is applied as follows. The first step is to apply the input (say x), that labels the root of
the ADS, to the FSM M and record the output y produced. The process then moves to
the node of the ADS reached by the unique edge, from the root node, that has label y.
If this node is labelled by an input then this input is applied and we repeat the above
procedure. Otherwise, a leaf has been reached and this node is labelled by an ordered
pair (s, s′) of states. The experiment has then ended and it is known that the state of
the FSM, before the experiment started, was s (and it is now s′).
Definition 2.7. Let us suppose that M is an FSM with set of states S. An adaptive
distinguishing sequence (ADS) for S is a rooted tree T . Each node N is associated with
a set ς(N) of ordered pairs of states and a node that is not a leaf is also associated with
an input i(N). The root node is associated with the set {(s, s)|s ∈ S} of pairs of states.
Each edge has an output as label. The tree satisfies the following properties.
(1) The output labels of edges emanating from a node N are different.
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(2) For every nodeN of T , if x¯, y¯ are the input and output sequences respectively formed
by the node-edge labels on the path from the root node to N , then we have (s, s′) ∈
ς(N) if and only if s σ−→ s′, where σ = x¯/y¯.
(3) Let us suppose that N is a node that is not a leaf and x = i(N). For each output y
in the set {y|∃(s, s′) ∈ ς(N).x/y ∈ LM (s′)} there is one edge from node N to a fresh
node N ′ labelled with y such that ς(N ′) = {(s, s′′)|∃(s, s′) ∈ ς(N).s′ x/y−−→ s′′}.
(4) For every leaf of T , if x¯, y¯ are the input and output sequences respectively formed
by the node-edge labels on the path from the root node to the leaf and if the leaf is
labelled by a single pair (s, s′) of states, then σ ∈ LM (s) and σ 6∈ ∪s′′∈S\{s}LM (s′′)
where σ = x¯/y¯.
In other words, if x¯ is an input sequence, y¯ is an output sequence and there is a
walk with label x¯/y¯ from the root node to a leaf node whose label is the pair (s, s′) then
x¯/y¯ ∈ LM (s) and there is no other state s′′ in S that is the source of a walk with label
x¯/y¯.
This paper explores the problem of automatically generating DSs from an FSM.
The main focus will be on the development of parallel algorithms that can be run on
Graphics Processing Units.
2.4. Graphics Processing Units
There has been significant recent interest in the use of Graphics Processing Units
(GPUs) in general computing and GPUs have been used in many areas [Harish and
Narayanan 2007; Luo et al. 2010; Merrill et al. 2012; Satish et al. 2009; Sengupta et al.
2007]. A GPU has a collection of multiprocessors (SMX) and each of these has a number
of processors. Each multiprocessor has several types of storage: shared memory, which
can be accessed by all of its processors; registers; texture memory (read only memory
for the GPU); and constant (read only memory for the GPU, which has the lowest ac-
cess latency) memory caches. A multiprocessor is referred to as a single instruction
multiple data (SIMD) processor since each of its processors executes the same instruc-
tion (on different data) in a cycle. The individual multiprocessors communicate with
one another through the global device memory and this memory is available to all of
the processors in all of the multiprocessors.
When a GPU program executes, a number of threads are run in parallel, the pro-
grammer deciding on the number of threads to be launched. The threads that run
simultaneously on a multiprocessor are called a warp and if the number of threads
chosen by the programmer exceeds the warp size then the threads are time-shared. At
a given time, a block of threads runs on a multiprocessor, with the maximum number
of threads in a block being at most the warp size and varying between GPUs. More-
over, multiple blocks can be assigned to a single multiprocessor and their execution is
again time-shared.
The threads executing on a multiprocessor share resources equally amongst them-
selves and each thread executes a piece of code called a kernel. During its execution, a
thread ti is given a unique ID and ti can use its ID to access data residing in the GPU.
Since the GPU memory is available to all threads, a thread can access any memory lo-
cation. As a result of the global device memory, a GPU can be seen as being a Parallel
Random Access Machine (PRAM) architecture. However, shared memory (which can
only be accessed by threads within a block) can be accessed faster than global device
memory and so performance is improved if shared memory is used. During GPU com-
putation, the CPU can continue to operate and so the GPU programming model is a
hybrid model, with a GPU being a co-processor (device) for the CPU (host).
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3. PARALLEL ADS AND PDS GENERATION ALGORITHMS
This section describes the high-level ADS and PDS algorithms; implementation de-
tails are given in Appendix A. We start in Section 3.1 by discussing the design choices
employed. In Section 3.2 we give an initial algorithm that is used in the PDS genera-
tion algorithm (described in Section 3.3) and the ADS generation algorithm (described
in Section 3.4).
3.1. Design Choices
There are two main strategies that one might use in designing an algorithm for GPU
computing. One approach, called the fat thread strategy, places a large amount of data
in shared memory, and this minimises data access latency [Klingbeil et al. 2012]. How-
ever, a consequence of this is that there will be limits on shared memory and so the
fat thread strategy may restrict the number of threads per block and so the degree of
parallelism.
An alternative approach, called the thin thread strategy, is to use global device mem-
ory and so maximise the number of threads. When using this strategy, relatively little
data is stored in shared memory and so there is the potential for performance to be
adversely affected by the relatively high global memory latency [Klingbeil et al. 2012].
In this work we used the thin thread strategy, in order to maximise parallelism, and
designed the algorithms to limit the effect of global memory latency.
3.2. Parallel state reduction algorithm
In this section we present an overview of a parallel algorithm, the parallel states re-
duction algorithm (PSR algorithm for short), that is used by the parallel ADS and
parallel PDS algorithms. The aim of an ADS or PDS is to distinguish the states of
the FSM M . The ADS and PDS generation algorithms both start with an initial ‘state
uncertainty’ represented by the set S: the state of the FSM, before a PDS or ADS has
been applied, could be any state in S. As inputs are applied and outputs are observed,
the state uncertainty is refined to form a set of sets of states (one set of states for each
input/output sequence that might have occurred). The aim of the PSR algorithm is to
find an input sequence that reduces the size of a state uncertainty set. To achieve this,
the PSR algorithm uses what we call an output vector (OV for short) and a splitting
vector (SV for short).
Because the FSM M is observable, for a given set of states S′ where |S′| = `, input
sequence x¯ and output sequence y¯ ∈ Y ?, M has at most ` walks from states in S′ that
have label x¯/y¯. We will use an output vector to store information about what states can
be reached, from states in S′, using a walk with label x¯/y¯. An output vector (OV) O is
a vector of pairs of states. We will be interested in a particular output vector.
Definition 3.1. Given state set S′, defined input sequence x¯, and output sequence
y¯, the resultant output vector OV (S′, x¯, y¯) is a vector with |S′| components such that
for all s ∈ S′, we have a corresponding ordered pair (s, s′) in OV (S′, x¯, y¯) where s′ is
defined by:
(1) If there is no walk that has source state s and label x¯/y¯ then s′ = s?, where s? is a
‘null’ value.
(2) If there is a walk ρ that has source state s and label x¯/y¯ then s′ is the destination
state of ρ.
We will use delimiters 〈 and 〉 for vectors and so, for example, 〈(s1, s2), (s2, s?), (s4, s1)〉
is OV ({s1, s2, s4}, x1, y1) for M1.
There may be more than one possible output sequence that can be produced if input
sequence x¯ is applied in states in S′; there can be at most β|x¯| such output sequences
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where β is the number of outputs of the FSM. We require an OV for each such output
sequence and this leads to what we call a splitting vector, which is a vector of output
vectors. Similar to output vectors, we will be interested in a particular splitting vector.
Definition 3.2. Given state set S′ and defined input sequence x¯ of length j, the re-
sultant splitting vector SV (S′, x¯) contains βj output vectors. Specifically, for all y¯ ∈ Y j
we have that SV (S′, x¯) contains OV (S′, x¯, y¯).
Given S′, x¯, and y¯, the PSR algorithm will start with an initial SV in which
all state pairs are of the form (s, s?) (the output vectors are all of the form
〈(s1, s?), (s2, s?), . . . , (s|S′|, s?)〉). The PSR algorithm then builds SV (S′, x¯).
We now show how a splitting vector SV (S′, x¯) can be produced. Consider the FSM
M1 given in Figure 1, let S′ = {s1, s3, s4}, and let x¯ = x1x1. The corresponding SV
starts with the plain SV that has 32 = 9 output vectors. Thus, we start with SV =
〈Oy1y1 ,Oy1y2 ,Oy1y3 , . . .Oy3y1 ,Oy3y2 ,Oy3y3〉 where all of the output vectors are initially
equal to 〈(s1, s?), (s3, s?), (s4, s?)〉.
Now consider the output sequences of length 2. For output sequence y1y1, we
have that there is only one walk whose source state is from S′ and whose label
has input portion x1x1 and output portion y1y1. This walk has source state s4 and
destination state s2 and so OV (S′, x1x1, y1y1) = 〈(s1, s?), (s3, s?), (s4, s2)〉. Now let us
consider the output sequence y3y2. There are two walks that have source state in S′,
input portion x1x1 and output portion y3y2: one has source state s1 and destination
state s2 and the other has source state s3 and destination state s1. As a result,
we have that OV (S′, x1x1, y3y2) = 〈(s1, s2), (s3, s1), (s4, s?)〉. We similarly find that
OV (S′, x1x1, y1y2) = 〈(s1, s1), (s3, s?), (s4, s3)〉. If we apply this to all output sequences
of length 2 we obtain the splitting vector SV (S′, x1x1) = 〈OV (S′, x1x1, y1y1),
OV (S′, x1x1, y1y2), OV (S′, x1x1, y1y3), . . . OV (S′, x1x1, y3y1), OV (S′, x1x1, y3y2),
OV (S′, x1x1, y3y3)〉 in which:
OV (S′, x1x1, y1y1) = 〈(s1, s?), (s3, s?), (s4, s2)〉
OV (S′, x1x1, y1y2) = 〈(s1, s1), (s3, s?), (s4, s3)〉
OV (S′, x1x1, y1y3) = 〈(s1, s?), (s3, s?), (s4, s4)〉
OV (S′, x1x1, y2y1) = 〈(s1, s?), (s3, s?), (s4, s?)〉
OV (S′, x1x1, y2y2) = 〈(s1, s?), (s3, s?), (s4, s1)〉
OV (S′, x1x1, y2y3) = 〈(s1, s2), (s3, s?), (s4, s?)〉
OV (S′, x1x1, y3y1) = 〈(s1, s1), (s3, s?), (s4, s?)〉
OV (S′, x1x1, y3y2) = 〈(s1, s2), (s3, s1), (s4, s?)〉
OV (S′, x1x1, y3y3) = 〈(s1, s?), (s3, s?), (s4, s?)〉
The PDS and ADS generation algorithms will start with the empty sequence and
extend this. We will want to avoid extending an input sequence x¯ if x¯ cannot possibly be
a prefix of a PDS or ADS for the set of states under consideration. We will therefore
look to avoid using converging and undefined input sequences: if x¯ is converging or
undefined for S, then no PDS or ADS for M can have x¯ as a prefix.
During the search for a PDS or ADS, an SV will contain OVs that represent possible
state uncertainty; the set of possible current states of the FSM if a given input/output
sequence has been observed. We aim to eliminate the state uncertainty (all of these
sets are empty or singletons). As a result, we can see the reduction in the size of the
largest such set (representing state uncertainty) as being progress towards returning
a PDS or ADS. This motivates the following definition.
Definition 3.3. Input sequence x¯ is a reduction sequence for state set S′ if x¯ is de-
fined in S′ and is non-converging for S′ and also for every output sequence y¯ with
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|y¯| = |x¯| we have the following
|{s′ ∈ S′|∃s ∈ S.s′ x¯/y¯−−→ s}| < |S′|
The following shows how we can determine whether an input sequence is a reduction
sequence for S′ by examining SV (S′, x¯) and is immediate from the definitions.
LEMMA 3.4. Let S′ be a set of states, x¯ an input sequence that is defined for S′, and
SV (S′, x¯) = 〈O1,O2, . . . ,Ok〉. Then x¯ is a reduction sequence for S′ if and only if the
following properties hold.
(1) There is no 1 ≤ i ≤ k and states s, s′, s′′ with s 6= s′ such that Oi contains pairs (s, s′′)
and (s′, s′′).
(2) Every Oi, 1 ≤ i ≤ k, has a pair of the form (s, s?).
The first of these conditions ensures that x¯ is non-converging for S′ and the sec-
ond ensures that for each possible output sequence y¯, the corresponding set of state
uncertainty ({s ∈ S′|∃s′ ∈ S.s x¯/y¯−−→ s′}) is smaller than S′.
We now provide a brief overview of the PSR algorithm (see Algorithm 1). The PSR
algorithm takes as input a state set S′ and applies an iterative approach. In each
iteration the algorithm applies the following steps.
(1) Generates an input sequence x¯: starting from length L = 1 to an upper-bound
L = B, the Generate(L) function generates all input sequences of length L. Each
time this function is called, it returns an input sequence not previously used in the
current iteration of the loop.
(2) Generates the SV (S ′, x¯ ) in parallel: it writes the source/destination states of each
possible walk to corresponding OVs and checks if x¯ is a defined input sequence for
S′.
(3) Decides if x¯ is a reduction sequence or not in parallel: the Red(SV , x¯ ′) routine
checks if x¯ is a reduction sequence for S′ by following a procedure as suggested
by Lemma 3.4 and returns True if x¯ is a reduction sequence.
(4) If Red(SV , x¯ ′) returns true then the algorithm returns SV (S ′, x¯ ) and otherwise the
algorithm continues.
ALGORITHM 1: Parallel state reduction algorithm.
Input: An FSM M = (S, s0, X, Y, h), state set S′ ⊆ S, bound B
Output: Splitting vector for S′
begin
1 IsRed = False
2 L = 0
3 while !IsRed ∧ L < B do
4 L← L+ 1
5 while !IsRed ∧XLnot completely used do
6 Initialise SV
7 x¯← Generate(L)
8 SV ← SV (S ′, x¯)
9 if Red(SV , x¯) = True then
10 IsRed = True
11 if InRed then
12 Return SV
13 else
14 Return {∅}
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The PSR algorithm can generate all of the input sequences of length B or less, there-
fore it is guaranteed that the PSR algorithm will return an SV for S′ if there exists a
reducing sequence for S′ of length at most B.
LEMMA 3.5. Let M = (S,X, Y, h) be an FSM, S′ ⊆ S be a set of states of M , and B
a natural number. The PSR algorithm returns an SV for S′ if and only if there exists a
reducing sequence for S′ of length at most B.
In Appendix A we explain how we implemented the PSR algorithm.
3.3. The PDS generation algorithm
Recall that if two states of an FSM can be distinguished then they can be distinguished
by an adaptive process3 whose height4 is at most n(n− 1)/2. Thus, one might use a set
of such adaptive process that, between them, distinguish all of the states of M . There
is a polynomial upper bound on the size of such a set and so one might expect there to
also be a polynomial upper bound on the size of any PDSS that are of interest5. This
motivates an interest in a bounded PDS generation algorithm.
The PDS generation algorithm is very similar to the PSR algorithm. First note that
an input sequence x¯ is a PDS for a given set of states S′ if every output vector in
SV (S′, x¯) has at most one pair of the form (s, s′) where s′ 6= s?.
LEMMA 3.6. Let x¯ be a defined input sequence for S. If every output vector in
SV (S, x¯) has at least |S| − 1 pairs of the form (si, s?), then x¯ is a PDS for M .
Consequently, in the PDS algorithm we include an additional step that checks
whether the above property holds. The condition in the ninth line becomes the fol-
lowing in which PDS(SV, x¯) is a call to a method that checks whether x¯ is a PDS,
using SV to check the conditions in Lemma 3.6.
9 If PDS(SV, x¯) = True then
For example, considering FSM M1 where S = {s1, s2, s3, s4} and x¯ = x2x2x2. We set
S′ as S and SV (S′, x¯) contains the following output vectors.
OV (S′, x2x2x2, y1y1y2) = 〈(s1, s?), (s2, s3), (s3, s?), (s4, s?)〉
OV (S′, x2x2x2, y1y2y1) = 〈(s1, s?), (s2, s?), (s3, s4), (s4, s?)〉
OV (S′, x2x2x2, y1y2y2) = 〈(s1, s?), (s2, s?), (s3, s1), (s4, s?)〉
OV (S′, x2x2x2, y1y2y3) = 〈(s1, s?), (s2, s1), (s3, s?), (s4, s?)〉
OV (S′, x2x2x2, y2y2y1) = 〈(s1, s?), (s2, s4), (s3, s?), (s4, s?)〉
OV (S′, x2x2x2, y2y2y2) = 〈(s1, s?), (s2, s1), (s3, s?), (s4, s?)〉
OV (S′, x2x2x2, y3y3y3) = 〈(s1, s1), (s2, s?), (s3, s?), (s4, s?)〉
OV (S′, x2x2x2, y2y3y3) = 〈(s1, s?), (s2, s?), (s3, s1), (s4, s?)〉
OV (S′, x2x2x2, y2y1y2) = 〈(s1, s?), (s2, s?), (s3, s?), (s4, s3)〉
OV (S′, x2x2x2, y2y2y3) = 〈(s1, s?), (s2, s?), (s3, s?), (s4, s1)〉
Note that each output vector has only one pair whose second element is a state from
S (i.e. is not s∗) and x2x2x2 is defined in all of the states in S′. Therefore, x¯ is a PDS
for S′.
3An adaptive process chooses the next input on the basis of the input/output sequence that has been ob-
served.
4The height of an adaptive process is the length of the longest input sequence that can result from the
application of this adaptive process.
5This is becuase there is a polynomial upper bound on the size of an alternative method, that of using a set
of adaptive processes.
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3.4. The ADS generation algorithm
The ADS generation algorithm iterates over a vector of output vectors called an ADS
vector.
Definition 3.7. An ADS vector O = 〈O0,O1, . . . ,O|O|〉 is a vector of output vectors.
At each iteration, the algorithm receives an OV from O. Given an OV O, we let
C(O) and I(O) denote the corresponding ‘current states’ and ‘initial states’ respec-
tively. Thus C(O) = {s ∈ S|∃s′ ∈ S.(s′, s) ∈ O} and I(O) = {s′ ∈ S|∃s ∈ S.(s′, s) ∈ O},
where (s′, s) ∈ O denotes that O contains the pair (s′, s). Then the algorithm attempts
to find a reduction sequence for C(O) using the PSR algorithm (using a bound L). If
such a sequence x¯′ is found, the algorithm generates the output vectors of the form
OV (C(O), x¯′, y¯′) for every y¯′ with |y¯′| = |x¯′| and then it appends them to O and updates
O. The algorithm terminates when either (1) all unprocessed elements define single-
ton sets (an ADS has been found) or (2) an ADS cannot be found for the bound L. We
present the ADS algorithm in Algorithm 2.
ALGORITHM 2: Parallel ADS algorithm.
Input: An FSM M = (S, s0, X, Y, h), S′ ⊆ S with |S′| > 1, and a bound L
Output: ADS for S′
begin
1 Initialise an OV O vector with S′ and ε/ε
2 Initialise O with initial OV O
3 while There exists an unprocessed OV in O such that |C(OV )| > 1 do
4 Retrieve an unprocessed OV vector O from O such that |C(OV )| > 1
5 Mark O as being processed and let S′ = C(O)
6 SV ← PSR(FSM,S′, L)
7 if SV 6= ∅ then
8 Append(SV,O)
else
9 Return “No ADS”
10 Return O
We now demonstrate the execution of Algorithm 2 on the FSM M1 given in Figure 1.
After initialisation (Line 1) we have O = 〈OV (S, ε, ε)〉 where
OV (S, ε, ε) = 〈(s1, s1), (s2, s2), (s3, s3), (s4, s4)〉
The algorithm then enters the while loop and chooses OV (S, ε, ε). Let us assume that
PSR(M,S) returns SV (S, x2) in which we have
OV (S, x2, y1) = 〈(s1, s?), (s2, s3), (s3, s4), (s4, s?)〉 99K S′′ = {s3, s4}
OV (S, x2, y2) = 〈(s1, s?), (s2, s4), (s3, s1), (s4, s3)〉 99K S′′′ = {s4, s1, s3}
OV (S, x2, y3) = 〈(s1, s1), (s2, s?), (s3, s?), (s4, s?)〉 99K Siv = {s1}
where 99K denotes current states extracted from corresponding OV. Upon receiving
the SV from the PSR algorithm, the parallel ADS algorithm executes the append oper-
ation (Line 9) in which the above output vectors are added to the ADS vector O. After
this operation the ADS vector becomes
O = 〈OV (S′′, x2, y1), OV (S′′′, x2, y2), OV (Siv, x2, y3)〉
As O contains elements that do not define singletons, the algorithm selects another
OV and enters the second iteration of the while loop. Now assume that the algorithm
selects OV (S′′, x2, y1). Let us assume that PSR(M,S′′) returns SV (S′′, x1) which con-
tains
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OV (S′′, x1, y1) = 〈(s2, s?), (s3, s1)〉 99K Sv = {s1}
OV (S′′, x1, y2) = 〈(s2, s?), (s3, s2)〉 99K Svi = {s2}
OV (S′′, x1, y3) = 〈(s2, s2), (s3, s?)〉 99K Svii = {s2}
Therefore, after the append operation the ADS vector becomes
O = 〈OV (S′′′, x2, y2), OV (Siv, x2, y3), OV (Sv, x2x1, y1y1), OV (Svi, x2x1, y1y2), OV (Svii, x2x1, y1y3)〉
The algorithm might now select OV (S′′′, x2, y2), which defines the set S′′′ =
{s3, s4, s1} of states to process. Let us assume that during the third iteration,
PSR(M,S′′′) returns SV (S′′′, x2) which is given as
OV (S′′′, x2, y1) = 〈(s2, s?), (s3, s?), (s4, s3)〉 99K Sviii = {s3}
OV (S′′′, x2, y2) = 〈(s2, s3), (s3, s?), (s4, s1)〉 99K Six = {s3, s1}
OV (S′′′, x2, y3) = 〈(s2, s?), (s3, s1), (s4, s?)〉 99K Sx = {s1}
Consequently, after the append the ADS vector becomes
O = 〈OV (Siv, x2, y3), OV (Sv, x2x1, y1y1), OV (Svi, x2x1, y1y2),
OV (Svii, x2x1, y1y3), OV (S
viii, x2x2, y2y1), OV (S
ix, x2x2, y2y2), OV (S
x, x2x2, y2y3)〉
Note that as the other output vectors define singleton sets, the algorithm will select
OV (Six, x2x2, y2y2) and the set of states to be processed becomes Six = {s3, s1}. Assume
PSR(M,Six) returns SV (Six, x2), which contains the following OVs
OV (Six, x2, y1) = 〈(s2, s4), (s4, s?)〉 99K Sxi = {s4}
OV (Six, x2, y2) = 〈(s2, s1), (s4, s?)〉 99K Sxii = {s1}
OV (Six, x2, y3) = 〈(s2, s?), (s4, s1)〉 99K Sxiii = {s1}
This is then followed by the append operation, which produces the following ADS
vector.
O = 〈OV (Siv, x2, y3), OV (Sv, x2x1, y1y1), OV (Svi, x2x1, y1y2),
OV (Svii, x2x1, y1y3), OV (S
viii, x2x2, y2y1), OV (S
x, x2x2, y2y3)
OV (Sxi, x2x2x2, y2y2y1), OV (S
xii, x2x2x2, y2y2y2), OV (S
xiii, x2x2x2, y2y2y3)〉
As all elements of the ADS vector have current sets of states that are singletons, the
algorithm terminates and returns O. The ADS defined by O is given in Figure 2.
Similar to PDSS, our algorithm contains a bound. The parallel-ADS algorithm uses
the PSR algorithm to generate a reduction sequence for an OV O of length at most
L. Thus, if the value of L used is too small then the algorithm will fail to find ADSS.
However, as we observed earlier, there is likely to be a bound on the size of an ADS
that will be of interest and this bound might, for example, be based on the bound on
the size of a set of adaptive processes that distinguish the states of M .
The algorithm generates what we called L-ADSS. The following, in which the out-
degree of a node is the number of outgoing edges of that node, defines L-ADSS.
Definition 3.8. An ADS T is an L-adaptive distinguishing sequence (L-ADS) if for
every path ρ in T of length L, from a node N to a node N ′, we have that N ′ has fewer
current states than N .
The essential idea is that within an L-ADS ‘progress’ must be made within L steps.
The following is clear.
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Fig. 2: An ADS for FSM M in Figure 1. We have not added the sets of states associated with
nodes to reduce the visual complexity.
LEMMA 3.9. If FSM M possesses an L-ADS and M and L are supplied to Algo-
rithm 2, then Algorithm 2 returns a set of blocks O for M .
From the definition of an ADS (or L-ADS), if Algorithm 2 returns an ADS vector
then this defines an ADS (or L-ADS).
LEMMA 3.10. If Algorithm 2 returns an ADS vector then the input sequences asso-
ciated with this ADS vector define an ADS (or L-ADS) for M .
4. EXPERIMENTS
In this section we present the results of our experiments. In these experiments we
used an Intel Core I5 CPU (3550S) with 4GBs of RAM on a machine that had 64 bit
Windows 7 Professional. The parallel algorithms were executed on an Nvidia TESLA
K40 GPU card.
In the experiments, we evaluated four algorithms: the proposed parallel ADS
(Parallel-ADS) algorithm, the proposed parallel PDS (Parallel-PDS) algorithm, the
brute force ADS generation algorithm presented in [Kushik et al. 2013] (BF-ADS),
and the brute force PDS (BF-PDS) generation algorithm [Kushik et al. 2014]. We now
provide a brief overview of BF-ADS and BF-PDS algorithms.
4.1. Existing algorithms to construct ADSS/PDSS for FSMs
4.1.1. Constructing ADSs. Kushik et al. [Kushik et al. 2013] described an exponential
algorithm (BF-ADS) to derive adaptive distinguishing sequences from FSMs. The BF-
ADS algorithm has two phases. In the first phase the algorithm finds splitting se-
quences for subsets of S, and in the second phase the algorithm constructs an ADS by
using these splitting sequences.
The algorithm first generates the power-set of S; we will denote this P. All the sin-
gleton sets are then extracted from P to form F = {{s1}, {s2}, . . . , {sn}}. The algorithm
then enters an iterative process in which it tries to add set {s1, s2, . . . , sn} to F . At ev-
ery iteration the algorithm considers all (x, S′) for x ∈ X and S′ ∈ P\F and determines
whether it is the case that x is defined in S′, x is non-converging in S′, and for all y ∈ Y
we have that either y cannot be produced from a state in S′ with input x or there is
some S′′ in F such that S′
x/y−−→ S′′. If this condition holds then the algorithm adds S′ to
F . If the set {s1, s2, . . . , sn} is added to F then the algorithm jumps to a second phase.
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Otherwise, if at a given iteration, no addition is made to set F , the algorithm exits
with a “No ADS” message.
In the second phase, the algorithm constructs an ADS. First, the algorithm forms
T = {{s1, s2, . . . , sn}} and then enters an iterative process. At every iteration the algo-
rithm picks a set t ∈ T , that has not been picked before, and removes t from T . It then
generates new sets by splitting t through using the splitting sequences found in the
first phase. When all sets with cardinal larger than one are processed the algorithm
terminates. We direct the reader to the literature [Kushik et al. 2013] for details of the
algorithm.
4.1.2. Constructing PDSs. The algorithm provided in [Kushik et al. 2014] can construct
one of the shortest PDSs for a given FSM. The algorithm uses the notion of a successor:
given an ordered pair (sp, sq) of states, input x, and output y, we say that (s′p, s′q) is an
x/y-successor of (sp, sq) if (sp, x, y, s′p), (sq, x, y, s′q) ∈ h. The algorithm (BF-PDS) relies
on the construction of a tree data structure called the successor tree. The root of the
tree contains a single set: the set of ordered pairs of states (sp, sq) of M such that p < q.
A node u of the successor tree holds a set NC(u) that contains sets of pairs of states.
Each edge of the tree is labeled by an input x ∈ X. Let us suppose that u is a node,
A ∈ NC(u), input x is defined in all states in pairs in A, and y is an output. If there
is an ordered pair (s, s′) ∈ A that has an x/y successor and v is the node reached from
u via input x then one of the sets in NC(v) is the set of x/y-successors of pairs in A.
Thus, if A is a set in NC(u) then A contains a set of pairs reached, from pairs in the
root node, via a common input/output sequence.
If there exists an edge, with input x, from node u to node v such that NC(v) contains
a set that contains a singleton (a pair (s, s) for some state s), then x merges at least one
pair in a set in NC(u) and so the corresponding input sequence x¯ cannot be a prefix
of a PDS: x¯ maps a pair of states to s with some common output sequence. If there
exists an edge from node u to node v such that v is the empty set then concatenation
of the inputs on the path from the root to that node defines a PDS for M . The tree is
truncated when i) the node is empty, ii) the node has already been introduced to the
successor tree, iii) the node is a singleton. The tree is constructed in the usual way, for
a given node the algorithm applies defined inputs and depending on the outputs and
the next states, introduce new nodes. Therefore, the tree requires exponential space.
For further description of the algorithm we direct the reader to the reference [Kushik
et al. 2014].
4.2. Aims of the experiments
The experiments explored two aspects of the proposed algorithms that are of practical
importance: the time required to construct ADSS and PDSS and the cost (height for
ADSS and length for PDSS) of these. Naturally, the lower the cost and the time of
derivation, the better the approach.
4.3. FSMs used in the experiments
4.3.1. Randomly generated FSMs.
FSM SET I: The FSMs in this suite were designed to investigate the performance
of the methods under varying FSM specifications (varying number of states and vary-
ing number of inputs and outputs). For a given n ∈ {8, 16, . . . , 32768} and number
of inputs/outputs α/β ∈ {2/2, 2/5, 2/8, 5/2, 5/5, 5/8, 8/2, 8/5, 8/8}, we constructed 100
FSMs6. So this test suite contained a total of 11700 FSMs.
6Note that we were unable to construct larger FSMs in an acceptable amount of time.
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The FSMs were constructed as follows: first, for each input x and state s we ran-
domly assigned the values of destination state (s′) and output (y) of a transition, we
repeated this operation α ∗ n times (α transitions from each state) to obtain an FSM
M . Afterwards, we randomly selected a transition saturation ratio (T ). For the FSMs
in FSM SET I we randomly generated T from the range 0.10 to 0.30. We now explain
how this value was used.
For a given FSM M , we marked T ∗ (α ∗n) transitions and we modified these transi-
tions: we first removed a marked transition, say with input x, from M , and we either
did nothing7 or we added at least 2 and at most β additional transitions labelled with
the same input (input x) but different outputs. These transitions were added randomly
and the use of different outputs ensured that the FSM was observable. Note that as
the value on T might affect the performance of the algorithms, in FSM SET II we used
higher T values (see below).
After an FSMM was generated we ran the parallel ADS generation algorithm onM .
If the algorithm returned an ADS within 1500 seconds then we kept this FSM and oth-
erwise we discarded it and continued with the process. Consequently, all constructed
FSMs had ADSS.
FSM SET II: These FSMs were used to explore the effect of the transition saturation
ratio (T ). We constructed the same number of FSMs as in FSM Set I with the same
properties (with the exception of the value of T ) and so FSM SET II also contained
11700 FSMs. However, the transition saturation ratio was higher: it was randomly
chosen from the range 0.30 to 0.70.
FSM SET III: There is a polynomial time algorithm for constructing ADSS for de-
terministic complete FSMs [Lee and Yannakakis 1994] (LY algorithm). This paper ex-
plored a more general class of FSMs and so the algorithms devised can also be applied
to deterministic complete FSMs. We therefore performed experiments on deterministic
complete FSMs to see how the proposed parallel ADS algorithm compares with the LY
algorithm on such FSMs.
The FSMs in this class were generated as follows. First, for each input x and state s
we randomly assigned a next state and an output. Once an FSMM had been generated
we tested whether M has an ADS using the LY algorithm. We discarded FSMs with
no ADS.
By following this procedure we constructed FSMs with the same properties (number
of states etc.) as in FSM SET I and so again used 11700 FSMs.
4.3.2. FSMs with long ADSS: FSM SET IV. Randomly generated FSMs will tend to have
shorter separating/reducing sequences, hence ADSS and PDSS are much shorter than
the upper bound. Sokolovskii introduced a special class of (complete and deterministic)
FSMs that we called s-FSMs [Sokolovskii 1971]. The length of the shortest separat-
ing/reducing sequence for states s1 and s2 of an s-FSM is exactly n − 1, and the lower
bound on the height of the ADS is n2/4 − 1, where n is the number of states of the
FSM. We performed additional experiments with a set of s-FSMs to explore how the
algorithms perform when the separating/reducing sequences are relatively long. The
next states and the outputs of an s-FSM are given as follows in which n′ = n/2 and
n > 2.
7Note that if we do not add a transition then the underlying transition will be deleted which allowed us to
generate partial FSMs.
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Table I: Properties of specifications used in the experiments, where post|h| refers to
number of transitions after non-deterministic transitions are added.
Property bbse cse ex2 ex3 ex5 ex7 keyb kirkman lion mark1 planet sand sse styr train4 train11
|S| 16 16 19 10 9 10 19 17 4 16 48 32 16 30 4 11
|X| 128 128 4 4 4 4 128 4096 4 42 128 2048 128 512 4 4
|Y | 22 17 4 4 4 4 4 64 2 5132 9292 129 22 211 2 2
|h| 512 416 13 6 14 13 0 1536 14 0 1664 51072 512 7024 11 19
|post(h)| 5264 6528 249 126 86 105 10266 228864 16 254656 321648 323712 5264 398256 17 31
Next state if xj is received from state si =

si+1, if j = 1 ∧ i 6= n′ ∧ i 6= n
s1, if j = 1 ∧ i = n′
sn′+1, if j = 1 ∧ i = n
si, if j = 0 ∧ 1 ≤ i ≤ n′ − 1
sn′+1, if j = 0 ∧ i = n′
si−n′ , if j = 0 ∧ n′ + 1 ≤ i ≤ n
(1)
Output if xj is received from state si =
{
y0, if j = 0 ∧ i = n
y1, otherwise
(2)
We generated 6 s-FSMs with n states, n ∈ {10, 20, . . . , 60}.
4.3.3. Benchmark FSMs. It is possible that FSM specifications of real life systems are
unlike these randomly generated FSMs. We therefore complemented the experiments
with some case studies: FSM specifications retrieved from the ACM/SIGDA bench-
marks, a set of FSMs used in workshops in 1989–91–93 [Brglez 1996].
The specifications are given in the kiss2 format where state names are provided
with alphanumeric symbols (0, 1, . . . , 9, A, a,B, b, . . . , Z, z) and each input/output is rep-
resented by a symbol in {0, 1,−}. Note that a transition with outputs that con-
tain − defines a number of transitions. For example, if the FSM has a transition
(st1, 01, 0−, st2) then this transition actually encapsulates transitions (st1, 01, 00, st2)
and (st1, 01, 01, st2). Therefore, such FSMs are in essence observable and non-
deterministic. We observed that 32% of the FSM specifications were observable and
non-deterministic. In order to use these FSMs we applied a process that produces the
transitions that result from ‘completing’ a transition with a − symbol. We present a
number of properties of these FSMs in Table I in which |h| is the number of transi-
tions before the process was applied and |post(h)| is the number of transitions once
this process has completed.
4.4. Results
4.4.1. Effect of the number of states. We first investigate the effect of the number of states
on the performance of the algorithms and we present the results for the FSMs in FSM
SET I where α/β = {2/2}.
Figures 3a and 3b show that the time required to construct ADSS and PDSS in-
creases with the number of states. In addition, as the number of states increases,
so does the height of ADSs and length of PDSs returned. The experiments also re-
vealed that the time required to construct PDSS grows faster than the time to con-
struct ADSS. The parallel PDS algorithm could only produce PDSS (in 1500 seconds)
when n ≤ 512, while the parallel ADS algorithm could produce ADSS when n ≤ 215.
The BF-ADS generation algorithm could only generate ADSS when n ≤ 16. Hence our
ADS derivation algorithm was able to process inputs of up to 2048 times larger than
the existing ADS generation algorithm. The BF-PDS generation algorithm could only
generate PDSS when n ≤ 64. Thus, the parallel PDS derivation algorithm was able to
process inputs of up to 8 times larger than the BF-PDS generation algorithm.
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(a) Average time required to construct
ADSs
(b) Average Height/Length of constructed ADSs/PDSS
Fig. 3: Results of experiments with FSM SET I where α/β = 2/2.
The height/length of the ADSS and PDSS appears to grow roughly linearly with
the log of the number of states. Similarly, earlier work using FSMs with up to 10 states
found that randomly generated FSMs have relatively short separating sequences when
we are distinguishing a pair of states [Spitsyna et al. 2007]. Moreover, we observe that
Parallel-PDS and BF-PDS algorithms found PDSS with same length.
4.4.2. Effect of number of inputs. The results of the experiments on varying number of
inputs are given in Figure 4. We present the results for the FSMs in FSM SET I. The
results indicated that the number of inputs has a limited effect on the time and the
heights of ADSS (Figures 4a, 4b).
In order to investigate this further we applied the Kruskal-Wallis test [Kruskal and
Wallis 1952], using the R tool [Stowell 2012]. We used the results generated by the
Parallel-ADS/Parallel-PDS construction algorithms as these methods provide larger
populations.
For a given n and number of outputs β ∈ {2, 5, 8}, we picked two different α values
(number of inputs), α, α′ ∈ {2, 5, 8}, where α 6= α′. Then for n and α/β we grouped (Gα)
the lengths of ADSS and time required to derive the ADSS from FSMs with n states,
α inputs, and β outputs. We also formed a group Gα′ of the lengths of ADSS and time
required to derive the ADSS for FSMs with n states, α′ inputs, and β outputs.
Afterwards we applied the Kruskal-Wallis test on Gα and Gα′ . To evaluate the effect
of the number of inputs on the time required to derive ADSS we performed 234 tests
(for each different n, β values and different α, α′ pairings). This was then followed by
reapplying the tests, for the heights of the ADSS. So in total we performed 468 test. We
observed that at each test the null-hypothesis was accepted where the null-hypothesis
is that ‘the samples are from the same population’. As a result, we cannot reject the
possibility of the different groups belonging to the same population.
However, we observe that the number of inputs can have an impact when con-
sidering PDSS. Although the length of PDSS reduces as the number of inputs in-
creases, the time required to compute PDSS increases. When n = 128 and α ∈ {5, 8},
the Parallel-PDS generation algorithm failed to terminate within 1500 seconds. The
Kruskal-Wallis test rejected the null hypothesis in all different β values and different
α, α′ pairs when 32 ≤ n < 128.
Similarly, we also found that the size of the input alphabet had almost no effect
on the performance of the BF-ADS algorithm. However, we observed that the number
of inputs has a significant effected on the performance of the BF-PDS algorithm. As
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(a) Average time required to construct ADSs (b) Average height of constructed ADSs
(c) Average time required to construct PDSs (d) Average length of constructed PDSs
Fig. 4: Effect of number of inputs in FSM SET I where α ∈ {2, 5, 8}/β = 2.
the number of inputs increases, the time necessary to compute PDSS increases. When
α = 8 and n ≥ 32 the BF-PDS algorithm could not compute PDSS.
It is interesting to see that the number of inputs has a much more noticeable effect
on the time taken to produce PDSS than to produce ADSS. One possible explanation
relates to the fact that, when generating an ADSS, at each point in the algorithm there
is a set of sets of current states and one can apply different inputs in these states.
One might expect these sets of current states to be smaller than the corresponding
set of current states produced when generating PDSS (for the same depth) and so the
problem of finding a suitable next input will be more difficult for PDSS than for ADSS.
If this is the case then this difference, in the impact that the number of inputs has, may
result from the need to search through more inputs (when generating a PDS) in order
to find a next input that can be applied.
4.4.3. Effect of number of outputs. We present the results of experiments conducted, us-
ing the FSMs from FSM SET I, to explore the effect of the number of outputs in Fig-
ure 5. Interestingly, the results obtained from the proposed approaches indicate that
the time required to construct ADSS/PDSS increased with the number of outputs.
This is not the expected result, since an increase in the number of outputs will tend
to provide greater opportunity to separate states. In contrast, experimental results for
deterministic complete FSMs [Tu¨rker et al. 2014, 2016; Tu¨rker and Yenigu¨n 2014],
indicate that there is an inverse relationship between the time required to construct
ADSS and the number of outputs.
In order to further investigate this unexpected result we explored how many sets of
states (OVs) were processed during the construction of ADSS. We present the results in
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(a) Average time required to construct ADSs (b) Average height of constructed ADSs
(c) Average time required to construct PDSs (d) Average length of constructed PDSs
Fig. 5: Effect of number of outputs in FSM SET I where α = 2/β ∈ {2, 5, 8}.
Fig. 6: Number of set of states (output vectors) processed while constructing the ADSS.
Figure 6. The results show that the number of sets of states processed increased with
the number of outputs. In contrast, for deterministic FSMs, the number of ‘current
states’ is always at most n.
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Similarly, as we increase the number of outputs, the BF-ADS algorithm gets slower.
However, the rate at which it slowed down was not as high as with the parallel ADS
algorithm. In the BF-ADS much of the time was spent on the first phase of the algo-
rithm. In other words, constructing the power set constitutes a large portion of the
execution time of these methods and hence the effect of the sizes of the sets of in-
puts/outputs was limited. On the other hand, in the BF-PDS algorithm we observe a
considerable improvement; the BF-PDS algorithm successfully computed all the PDSS
when n ≤ 64.
4.4.4. Effect of transition saturation ratio. The transition saturation ratio determines what
percentage of the state/input pairs are (1) unspecified or (2) have multiple (non-
deterministic) transitions. One would therefore expect the value of the transition sat-
uration ratio to affect the performance of the proposed algorithms.
The results of the experiments indicate that the time required to construct ADSS
and PDSS was almost twice as high (for α/β = 2/2) when using the higher set of val-
ues for T (Figure 7). Moreover, we observe that the transition saturation ratio affects
the length/height of PDSS/ADSS: as we increase the transition saturation ratio, the
PDS/ADS cost increases.
What is more, we also observe that this is a consistent pattern; regardless of the
other FSM properties (number of states and inputs/outputs) the time required to de-
rive ADSS and PDSS and the cost of input sequences (height for ADSS and length for
PDSS) increase as T increases.
To investigate the cause of this, we compared (Figure 8) the number of sets of states
processed while constructing ADSS. We found that the number of sets of states almost
doubled when the transition saturation ratio was increased from the interval 10%−30%
to the interval 30%− 70%.
A similar pattern occurred with the BF-ADS and BF-PDS algorithms. As expected,
the rate at which the BF-ADS algorithm slowed was not as high as in the parallel ADS
algorithm. However, the rate at which the BF-PDS algorithm slowed was as high as
in the parallel PDS algorithm.
4.4.5. Experiments with deterministic complete FSMs. The results on deterministic com-
plete FSMs are promising. Figure 9 shows the time taken by the parallel ADS algo-
rithm divided by the time taken by the LY algorithm. We observe that regardless of
the properties of FSMs, the parallel ADS algorithm was faster than the sequential LY
algorithm. Moreover, the difference in the speeds of algorithms appears to increase
with the number of states. What is more, we also observe that the height of the ADSS
were comparable (Figure 9).
Recall that the parallel ADS algorithm tries to find reducing sequences for a given
set of states (OVs) by searching all input sequences in a breadth-first manner. We
conjectured that one reason for the parallel ADS algorithm performing better than the
LY algorithm was that the FSMs in FSM SET IV were generated through a random
process and thus input sequences that split/reduce a given set of states are expected
to be relatively short.
In order to check this, we present the average length of reducing sequences found by
the parallel ADS algorithm for deterministic FSMs in Figure 10. The results indicate
that the average length of reducing sequences were less than 3.
Moreover, our conjecture was also supported with experiments performed in s-FSMs
(Table II). Note that for an s-FSM with n states, the longest reducing sequence has
length n−1. We observe that the parallel ADS generation algorithm could not generate
ADSS in 1500 seconds for s-FSMs with n ≥ 20. On the other hand, the LY algorithm
was able to construct ADSS for all s-FSMs.
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(a) Average time required to construct ADSs (b) Average height of constructed ADSs
(c) Average time required to construct PDSs (d) Average length of constructed PDSs
Fig. 7: Effect of T . Comparison of results of experiments performed on FSM SET I and
FSM SET II where α/β = 2/2.
10 20 30 40 50 60
LY 0.00 0.01 0.02 0.04 0.05 0.07
ADS 0.01
Table II: Time required to construct ADSS for s-FSMs with the LY and the parallel
ADS algorithms.
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Fig. 8: Comparison of set of states (output vectors) processed while constructing the
ADSS.
4.4.6. Experiments on benchmark FSMs. We applied the parallel ADS algorithm and the
parallel PDS algorithm on each of the benchmark FSMs. The algorithms revealed that
the specification sand has an ADS but no PDS and the other specifications have no
ADSS or PDSS. The parallel ADS algorithm used 5.98 seconds and processed 285
blocks. The height of the ADS was 2. The BF-ADS algorithm was unable to respond in
1500 seconds. Although the other specifications did not have ADSS (or PDSS), as noted
above, it may be possible to find DSs for some sets of states (incomplete ADSS/PDSS).
However, as the scope of this paper is constructing ADSS (or PDSS) for all the states
of the FSMs, this is a topic for future work.
4.5. Discussion
Despite the importance of DSs in constructing test sequences, there were no published
algorithms that use GPUs for generating DSs. In this paper we proposed massively
parallel algorithms that can be executed on GPUs. The experimental results, with ran-
domly generated and real-life FSMs, indicate that the proposed parallel algorithms are
able to construct DSs from large FSMs. The proposed algorithm requires 215 millisec-
onds to derive ADSS from FSMs with 32, 000 states on average. This is important: the
results indicate that GPUs can effectively generate ADSS and PDSS from FSM specifi-
cations and this may lead to a line of research in which GPU-based parallel algorithms
for FSM-based testing are investigated. Moreover, the proposed algorithm mostly uses
GPU global memory and requires relatively little thread synchronisation. Therefore,
the proposed algorithm can derive ADSS and PDSS from larger FSMs when multiple
GPUs are used.
The proposed algorithm has one drawback: it is a brute-force algorithm. As the
length of a shortest ADS for an FSM can be 2n − 1− n [Kushik et al. 2013], we cannot
expect there to be a polynomial time algorithm for deriving DSs from FSMs. Conse-
ACM Transactions on Software Engineering and Methodology, Vol. 1, No. 1, Article 1, Pub. date: January 2015.
Parallel Algorithms for Generating Distinguishing Sequences 1:25
(a) Comparison of timings for LY and parallel
ADS algorithms.
(b) Comparison of timings for LY and parallel
ADS algorithms.
(c) Comparison of timings for LY and parallel ADS
algorithms.
(d) Height comparison for LY and parallel ADS
algorithms.
(e) Height comparison for LY and parallel ADS
algorithms.
(f) Height comparison for LY and parallel ADS
algorithms.
Fig. 9: Comparison of the parallel ADS and LY algorithms, where T stands for ‘time’
and H stands for ‘height’
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(a) FSMs with α = 2 (b) FSMs with α = 5
(c) FSMs with α = 8
Fig. 10: Average length of reducing sequences constructed for FSMs in FSM SET IV
quently, we can only investigate heuristic algorithms for this problem and we consider
this as a problem for future work.
5. THREATS TO VALIDITY
The threats to internal validity relate to the tools used in the experiments and the pos-
sibility that these are faulty. We carefully checked and tested the implementations of
the algorithms. We also used a further procedure to check that an ADS/PDS returned
was actually an ADS/PDS for the given FSM. The randomly generated FSMs were
produced using a tool that has been successfully used in previous experiments.
Threats to construct validity refer to the possibility that we did not measure the
properties that are of interest in practice. We were primarily interested in the time
taken to generate DSs and the size of the largest FSMs that could be processed. The
first factor is relevant since it is important that DSs can be produced in a reasonable
amount of time; otherwise practitioners will not use tools that incorporate such algo-
rithms. It is also important that techniques scale to large FSMs if FSM-based testing
is to be used with larger systems. The size of a DS is also relevant since it affects the
size of a test suite produced using the DS.
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Threats to external validity concern our ability to generalise from the results. Unfor-
tunately, there is no way of avoiding this threat since there is no know way of uniformly
sampling from the set of all ‘real’ FSMs and this population is not known. We tried to
reduce this threat by generating FSMs with varying properties and using some FSMs
taken from a benchmark.
6. CONCLUSION
In this paper we addressed the scalability issue encountered while constructing adap-
tive and preset distinguishing sequences (ADSS/PDSS) from partial observable non-
deterministic finite state machines (FSMs). We did this by utilising the parallelism
available in GPU Computing. We outlined an initial algorithm that finds an input se-
quence to ‘reduce’ a set of states. We then presented the parallel ADS and parallel PDS
algorithms. We provided high-level descriptions of the algorithms; to assist the reader
we also present low-level descriptions of the algorithms in the Appendix.
The paper reported the results of an experimental study that used randomly gen-
erated FSMs and FSMs from a benchmark. In the experiments, we observed that the
proposed parallel-PDS generation algorithm could derive PDSS from FSMs with 512
states and the proposed parallel-ADS generation algorithm could derive ADSS from
FSMs with 32, 000 states. Moreover, the experimental results produced when using
randomly generated complete deterministic FSMs suggest that the parallel-ADS gen-
eration algorithm is faster than the fastest known ADS generation algorithm (the LY
algorithm) for complete deterministic FSMs. However, we also observed that unlike the
LY algorithm, the parallel-ADS generation algorithm gets slower as the ADS height
increases.
During the experiments we compared the results of the proposed algorithms with
the results of existing algorithms and found that the proposed algorithms were much
more scalable: the parallel-ADS generation algorithm was able to process inputs of
up to 2048 times larger than the existing ADS generation algorithm and the parallel-
PDS generation algorithm was able to process inputs of up to 8 times larger than the
existing PDS generation algorithm.
As part of future work, we plan to investigate heuristics for deriving ADSS and
PDSS from FSMs and aim to derive shorter ADSS and PDSS from FSMs. There is also
the problem of generating ‘incomplete’ ADSS and PDSS that distinguish only some of
the states of the FSM. It may be possible to further improve the performance of the
parallel or brute-force algorithms by applying techniques developed by the verification
community. Finally, there may be scope to extend this work to generate ADSS/PDSS
to distinguish states of FSMs when testing is distributed.
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A. LOW-LEVEL DESIGN
A.1. Overview
The algorithms proposed in this paper are designed for many core architectures. There-
fore some of the parts of the proposed algorithms need to be executed by the GPU (De-
vice) and some portions are executed by the CPU (Host). In order to assist the reader
we now explain how we refined the high-level design, given earlier, to produce an al-
gorithm for GPU computing.
A.1.1. Performance considerations. It is important to reduce the effect of global memory
access latency, especially since we apply the thin thread strategy in which relatively
little data is stored locally. It is sometimes possible to combine several accesses, by
a GPU, into one memory transaction, this being called a coalesced memory transac-
tion [Kirk and Hwu 2012]. The basic idea is that when an item of global memory is
accessed an entire line is retrieved and placed in cache. If another thread requests
an adjacent item then this may be in the cache and so there is no need for an addi-
tional (slow) global memory access. We therefore used a storage layout that facilitates
coalesced memory access.
All multiprocessors in a warp execute the same code and so there is a need to avoid
thread divergence [Kirk and Hwu 2012]. Thread divergence occurs if a conditional
statement leads to different branching on different threads, the problem being that
the GPU will then serialise execution.
A.1.2. Data Structures. The GPU kernels called by the PSR, parallel PDS and parallel
ADS algorithms use the following three data structures:
(1) FSM vector: the FSM vector stores the transition structure of the FSM. For state
s and input x, for each output y ∈ Y ∪ {ε} the FSM vector returns next state
s′ ∈ S ∪ {−1}. Here −1 denotes there not being a transition from s with label x/y.
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The size of the FSM vector is therefore n|X||Y |. Note that for a thread ti and input
sequence x¯ of length greater than 1, it might not be possible to coalesce reads on the
FSM vector. For example, let us assume that we want to apply x¯ = x1x2 to si. For
x1, thread ti will retrieve the next state (S′ = {s0, s1, . . . , s|Y |}) information from the
ith location of the FSM vector and it will then apply input x2 to the states in S′.
This causes thread ti to access different locations of the FSM vector.
(2) Working vector (W ): A working vector W : 〈w0, w1, . . .〉 is a vector of any type and is
used as temporary storage.
(3) Output Node (N ): An output node (ON) is a group of (four) working vectors to sim-
ulate an output vector. A single output vector can be simulated by working vectors
(N(I), N(C), N(i) and N(o)) where N(I) holds the initial states, N(C) holds the
current states, N(i) holds the input sequence, and N(o) holds the output sequence
associated with N . Please see Figure 11.
An output vector (3, 3), (4, 5), (5, 6)
N(I) 3, 4, 5
N(C) 3, 5, 6
N(i) x1x1
N(o) y0y1
OV (S′, x1x1, y0y1)
Fig. 11: How an output vector can be represented by a group of working vectors.
A.2. The parallel state reducing (PSR) algorithm
The PSR algorithm calls GPU code (1) while constructing the splitting vector (SV pro-
cedure) and (2) to test if the SV corresponds to a reduction sequence for S′ (Red proce-
dure). We first describe the SV procedure and then describe the Red procedure.
A.2.1. The SV procedure. When the SV procedure is called with an input sequence x¯
and a set of states S′, two vectors of output nodes (Source and Target) are initialised in
GPU memory. The algorithm then enters a loop that iterates over the inputs of x¯.
At each iteration, a single input is applied to the current states in the Source vector
and the next states reached from these current states are written to the Target vector.
Therefore, an invariant of the SV procedure is that |Target | = |Source| ∗ β. After the
last input is applied the SV procedure ends.
We will be using brackets for elements of vectors. For example, Target [i].N(C)[j]
denotes the jth element of current state vector of the ith ON of the Target vector.
Moreover we will be using bold fonts to denote functions executed in GPU (kernels).
The low-level design is given in Algorithm 9.
The Source vector is initialised with a single ON Source = 〈N0〉 that contains the set
of states and empty sequences N0 = ((s1, s1), (s2, s2), (sm, sm), ε, ε). The initialisation of
N0 is done by a copy kernel called CopyD←H that copies the set of states from host to
device memory (i.e. copy S′ to N0(I) and N0(C)). The SV procedure then generates a
copy (N ′0) of N0 (Line 1–2).
The Target vector is initialised by the CopyMultiple kernel (Line 3). As discussed
above, the Target vector has β elements for each element in the Source vector and so
the CopyMultiple kernel copies N0 to the Target vector β times. To achieve this, the
ACM Transactions on Software Engineering and Methodology, Vol. 1, No. 1, Article 1, Pub. date: January 2015.
Parallel Algorithms for Generating Distinguishing Sequences 1:35
CopyMultiple kernel receives the N0 and Target vectors, integer β, and is launched
with m ∗ β threads where |S′| = m. Thread ti computes the source element index (τ )
which gives the index of the element to be read from Source. It also computes the ON
index (κ), which gives the index of the element of ON in Target to be written to.
κ = (i/m)
τ = i− κ ∗m
Note that N0 has four working vectors, but N0(i) and N0(o) are empty. In order
to copy values from N0(I) and N0(C) to Target , thread ti reads the τth element of a
working vector associated with N0 and writes it to the ith element of a working vector
of the κth ON of the Target vector. Thread ti thus performs the following operations.
Target [κ].N(I)[τ ]← N(I)[τ ]
Target [κ].N(C)[τ ]← N(C)[τ ]
After the Source and Target vectors have been initialised, the SV procedure enters a
while loop (host loop) (Line 4). The host loop iterates over the inputs from x¯ and so the
number of iterations is equal to the length of the input sequence. In each iteration, the
Apply kernel is called (Line 5) with |Source| ∗m threads. In the Apply kernel a thread
ti first computes κ and τ values, declares a variable sum = 0 and then enters a while
loop (kernel loop).
The kernel loop iterates over the outputs of the FSM and so iterates β times. In the
jth iteration, thread ti retrieves the current state s from Source[κ].N(C)[τ ]. If s < 0,
the thread ti exits since the input sequence is not defined. Otherwise, given s and the
label xi/yj , ti finds the next state s′ from the FSM vector. Thread ti then adds the
state number8 of s′ to sum and ti writes s′ and xi/yj to the Target vector.
Target [κ ∗ β].N(C)[τ ] = s′
Target [κ ∗ β].N(i) = Target [κ ∗ β].N(i)xi
Target [κ ∗ β].N(o) = Target [κ ∗ β].N(o)yj
After the kernel loop, ti checks if sum = −1 ∗m. If so, xi is not defined for s and so ti
writes −2 to Target [κ ∗ β].N(C)[τ ].
This is followed by copying the contents of the Target vector to the Source vector.
In order to achieve this, the SV procedure needs to resize the Source vector. This is
simply done by reallocation of |Target | elements to the Source vector. Afterwards, the
Copy kernel is called with |Target | ∗m threads (Line 6). During the execution of the
Copy kernel, thread ti computes κ and τ values and copies all elements from the Target
to Source vector. Thus, thread ti performs the following operations.
Source[κ].N(I)[τ ]← Target [κ].N(I)[τ ]
Source[κ].N(C)[τ ]← Target [κ].N(C)[τ ]
Source[κ].N(i)[τ ]← Target [κ].N(i)[τ ]
Source[κ].N(o)[τ ]← Target [κ].N(o)[τ ]
Note that a single thread can read and write the input and output sequences of an
ON, but we allow threads to write the same data to the same place to prevent thread
divergence. This is followed by the expansion of the Target vector from size |Target | to
size |Source| ∗ β. Then the CopyMultiple kernel is called (Line 7) with N ′0.
8All states other than −1 have positive state numbers and state −1 has state number −1.
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ALGORITHM 3: Procedure SV.
Input: A state set S′ ⊆ S, an input sequence x¯ = {x1, x2, . . . , xL}
Output: Splitting vector for S′
begin
1 CopyD←H(N0, S′), N ′0 ← N0
2 Source = 〈N0〉
3 CopyMultipleD←D(Target,N0, β), i← 1
4 while i ≤ L do
5 Apply(Source,Target, xi)
6 Set size of Source vector to |Target|, CopyD←D(Source,Target)
7 CopyMultipleD←D(Target, N ′0, |Source| ∗ β)
8 i← i+ 1
9 Return Source
A.2.2. The Red procedure. After the SV procedure returns, the PSR algorithm invokes
the Red procedure (Line 9 of Algorithm 1) with variables Source vector and x¯. In the
Red procedure, the algorithm first checks if the input sequence x¯ is converging or not.
To achieve this the algorithm applies the Parallel Unique procedure [Hoberock and
Bell 2010] to each of the OVs of Source vector. If for a given OV O parallel unique
returns an OV vector O′ such that |O| 6= |O′|, the algorithm writes -2 to an element of
the Source vector.
Afterwards, the algorithm calls a kernel called ReduceCheck.
The ReduceCheck kernel uses a Cardinality vector, which is a working vector of
integers and its size is |Source|. The ReduceCheck kernel receives the Source vec-
tor, a Cardinality vector, integer m and a boolean variable isSplit (which is initially set
to be True). For each ON of the Source vector, there is one associated element in the
Cardinality vector that is initially set to 0. The ReduceCheck kernel is launched with
|Source| ∗ m threads where each thread ti first computes κ and τ values and incre-
ments Cardinality [κ] by one if Target [κ].N(C)[τ ] ∈ S using the GPU’s atomicIncrement()
operator. If Target [κ].N(C)[τ ] = −2 or Cardinality [κ] = m, isRed is set to False.
A.3. The PDS Algorithm
Recall that the parallel PDS algorithm only differs from the PSR algorithm on line 9.
Instead of calling ReduceCheck, the PDS algorithm calls the DistinguishedCheck
kernel. The DistinguishedCheck kernel is similar to the ReduceCheck kernel:
the only difference is that after incrementing Cardinality [κ], thread ti checks whether
Cardinality [κ] > 1 or Cardinality [κ] = −2 and if so isRed is set to False.
A.4. The ADS Algorithm
As in the case of the PSR algorithm, while implementing the ADS algorithm we used
output nodes ON that are formed of four working sets (N(I), N(C), N(i), and N(o)).
The ADS algorithm iterates over an output node’s vector called an ADS vector (O).
The ADS algorithm receives M and S′ and it constructs an output node (N0) with S′
using the Copy kernel. Afterwards, the ADS algorithm enters a loop (the host loop).
In the host loop, the ADS algorithm receives one ON (N ) from O and drops this item
from O if |N(I)| > 1. The algorithm then calls the PSR algorithm for N(C). If the PSR
algorithm returns an SV, the Append procedure takes place. Otherwise, the algorithm
returns “No ADS”.
A.4.1. The Append procedure. The Append procedure is used to add SV to O, however,
this is not as straightforward as a classical append operation performed in CPU mem-
ory. This is because, in the GPU we are not allowed to extend the size of a vector.
Instead, we have to allocate space in global memory with size |SV | + |O| and we then
need to copy the ADS vector O and SV to this memory location. In order to achieve
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this, we first take a copy of O (called O′) and expand the size of O to |SV | + |O|. We
then invoke the Copy kernel with O and O′. Note that the Copy kernel will fill the
first |O′| elements of O with values retrieved from O′. Afterwards, the Append kernel
is invoked. Append receives vectors SV and O and integer `, where |O| = `, as its
parameters and launches |SV | ∗ m threads. Thread ti first computes κ and τ values
and then appends the contends of SV to O by performing the following steps.
O[κ+ `].N(I)[τ ]← SV [κ].N(I)[τ ]
O[κ+ `].N(C)[τ ]← SV [κ].N(C)[τ ]
O[κ+ `].N(i)[τ ]← SV [κ].N(i)[τ ]
O[κ+ `].N(o)[τ ]← SV [κ].N(o)[τ ]
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